A Wide Range All Digital Feedback Duty Cycle Corrector
نویسنده
چکیده
This concise presents a Modified Successive Approximation Register (MSAR)-based duty cycle corrector (DCC), which achieves low jitter, fast lock time with an accurate 50% duty cycle correction. This Modified SAR adopts a binary search method to condense lock time while maintaining tight synchronization between effort and production clocks. The projected DCC consists of a duty-cycle detector, a duty-cycle adjuster, MSAR controller. In order to obtain fast duty-correction with a tiny die region, a MSAR-controller is demoralized as a duty-correction controller. A modified successive approximation register-controller reduces the locking time and allows the DCC to follow the process, voltage, temperature, and load variations (PVDL). The MSARDCC circuit has been implemented in a 0.18μm CMOS process which corrects the duty rate within 5 cycles which has a closed loop characteristic. The measurement power dissipation and area occupation are 5581nW and 0.033mm respectively.
منابع مشابه
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65nm CMOS technology
A wide-range all-digital duty-cycle corrector (ADDCC) with output clock phase alignment is presented in this paper. The proposed ADDCC can correct the duty-cycle error of the input clock to 50% duty-cycle. The acceptable duty-cycle range and frequency range of input clock is from 20% to 80% and from 250MHz to 1GHz, respectively. The proposed ADDCC is implemented on a standard performance 65 nm ...
متن کاملDuty Cycle Corrector with Sar for Ddr Dram Application
Double Data Rate Dynamic Random Access Memory (DDR DRAM) has become important to develop a low-power high performance DCC(Duty Cycle Corrector) with better duty cycle accuracy. DDR DRAM increases the speed using Successive Approximation Register Duty Cycle Corrector (SAR DCC). The proposed DCC circuit will be implemented in a 0.18um CMOS process. Here, Adjuster circuit delay line is being modif...
متن کاملFully digital clock frequency doubler
This paper presents a clock frequency doubler, having the function of automatic adjustable duty cycle without feedback loops. The duty cycle amount can be automatically adjustable using digitized delay block and a counter. This simplifies the design structure and allows the circuit to operate over a wide range of input frequency variation. The simulation results show that this frequency doubler...
متن کاملDesign and Implementation of Fast Locking and Harmonic Free in Multiphase Digital DLL – Robust to Process Variations
An ADMDLL(All Digital Multiphase Delay Locked Loop) with Harmonic free , Low power , Low Jitter and Immune to SSN features are presented. Harmonic Free and Immune to SSN of the proposed ADMDLL are achieved by implementing a Narrow-Wide Coarse Lock Detector (NWCLD) and Time to Digital Converter (TDC),which maintains the delay between reference clock and outgoing clock with in the suitable range ...
متن کامل